The 74HC/HCT4046A are phase-locked loop (PLL) with linear voltage-controlled oscillator (VCO) CMOS device having pins suited to 4046 in a 4000B series. These devices comply to JEDEC standard no. 7A.
Some brief theory and typical measurements of phase noise. Standard analysis of PLL phase noise used by most CAD applications. How to produce the lowest phase noise at a PLL output. A standard design ...
A general-purpose vector signal analyzer offers a low-cost, flexible option for measuring the frequency settling time of PLLs. By Douglas Olney, Keithley Instruments Inc. The frequency-settling time ...
Alphacore offers proven 100MHz to 13.5GHz Phase-Locked Loop (PLL) intellectually property (IP) design blocks with the industry's best core offerings ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results