EDN

Using advanced logging techniques to debug & test SystemVerilog HDL code

SystemVerilog provides an advantage in addressing the verification complexity challenge—not simply as a new language for describing complex structures, but as a platform for driving a more efficient, ...
Business Wire

Mentor Graphics Questa Vanguard Program Drives Expansion of SystemVerilog Ecosystem; Third-Party Verification IP Qualified with Questa

Sutherland HDL, Inc. "Sutherland HDL, a leader in advanced SystemVerilog training, has been pleased to use Questa in our training workshops, and to be an evaluator of Questa 6.2 and AVM. Questa ...
EDN

Delivering advanced SystemVerilog verification capabilities to design teams

Some might say you need to be a full-fledged verification expert or specialist with experience using the latest object-oriented languages to tap into the productivity benefits of advanced verification ...
Design-Reuse

TransEDA adds SystemVerilog support and Advanced Rule checking to its leading Verification Navigator tool suite

Eastleigh UK - Paris France, January 24, 2005 – TransEDA, the leader in coverage and ready-to-use verification solutions for electronic designs, today announces SystemVerilog support in new versions ...
Design-Reuse

Synopsys Donates Library of Advanced SystemVerilog Assertion Checkers to Accellera Standards Organization

MOUNTAIN VIEW, Calif., July 26, 2006--Synopsys, Inc. (Nasdaq:SNPS), a world leader in semiconductor design software, today announced that it has donated a library of advanced SystemVerilog assertion ...
Business Wire

Paradigm Works Releases Key Verification Productivity Software for the Open Verification Methodology (OVM)

ANDOVER, Mass.--(BUSINESS WIRE)--Paradigm Works, Inc., a world-class leader in ASIC and FPGA development services and software, announced today that it has made a key software contribution to the chip ...
Electronic Design

Silicon Labs to use the Imperas RISC-V Reference Model for Verification

Imperas Software, a creator of RISC-V processor verification technology, confirmed that Silicon Labs selected the Imperas RISC-V reference model as part of their RISC-V processor verification work. To ...